

Amendments to the Claims

1. (currently amended) A method of fabricating field effect transistors on a semiconductor substrate comprising
 - (A) forming rectangular fins of semiconductor material on said substrate in a rectangular pattern of rows and columns, each fin having a top, four sidewalls, a width, a length, and a height H, where the distance between fins in adjacent rows is D; and
 - (B) irradiating sidewalls of fins in at least one row using radiation with ions at an angle θ to the surface of said sidewall, where $D \approx H \tan \theta$.
2. (original) A method according to Claim 1 wherein said substrate is an SOI (semiconductor on insulator).
3. (original) A method according to Claim 1 wherein D is about 0.03 to about 0.13 μm and θ is about 30 to about 75 degrees.
4. (original) A method according to Claim 1 wherein said fins are irradiated at both angle θ and at angle $-\theta$.
5. (original) A method according to Claim 3 wherein the top of said fins are implanted with the opposite type of dopant from the sides of the fins.
6. (original) A method according to Claim 1 wherein said fins are formed in a square pattern.
7. (original) A method according to Claim 1 wherein said fins are formed in a checkerboard pattern.

8. (currently amended) A method according to Claim 1 wherein the fins in alternating rows are ~~turned~~ irradiated from directions that are 90 degrees apart.
9. (original) A method according to Claim 1 wherein said fins have a greater length than width and an N-channel transistor and a P-channel transistor are formed on the same fin.
10. (original) A fin CMOS transistor made according to the method of Claim 9.
11. (currently amended) A method according to Claim 9 wherein said N-channel transistor and said P-channel transistor together form an inverter circuit.
12. (original) A method according to Claim 1 wherein said transistors have channels on 2 sides.
13. (original) A method according to Claim 1 wherein said transistors have channels on 3 sides.
14. (original) A method according to Claim 1 wherein said transistors are surrounded gate transistors.
15. (original) A method according to Claim 14 including the step of irradiating sidewalls of fins in at least one column using radiation at an angle θ to the surface of said sidewall, where $D \approx H \tan \theta$.
16. (currently amended) A method according to Claim 1 wherein said top and at least 2 of said ~~sides~~ sidewalls are each separately implanted .
17. (currently amended) A method according to Claim 1 wherein said sidewalls are coated with a photoresist and a mask is used to form ~~said~~ mask patterns in said

sidewalls.

18. (canceled)

19. (original) A method according to Claim 1 wherein said sidewalls are coated with a photoresist and a mask is used to form contact holes in said sidewalls.

20. (original) A method according to Claim 19 wherein said contact holes are electrically connected by a metal layer.

21. (currently amended) A method according to Claim 1 wherein the length of said ~~fin~~ fins exceeds ~~its~~ their width and two transistors sharing the same source are fabricated on said ~~fin~~ fins.

22. (currently amended) A fin transistor structure made according to the method of Claim 1 wherein the length of said ~~fin~~ fins exceeds ~~its~~ their width and two transistors sharing the same source are fabricated on said ~~fin~~ fins.

23. (original) A fin transistor according to Claim 22 wherein at least 3 transistors sharing the same source are fabricated on said fin.

24. (currently amended) A method according to Claim 1 wherein, between steps ~~(B)~~ and ~~(C)~~ (A) and (B), said fins and substrate are coated with a photoresist, ~~photoresist on said top and one of said sidewalls is exposed using angled radiation and one of said sidewalls and substrate between fins is not exposed, and exposed or unexposed photoresist is removed~~ that remains on one of the sidewalls and substrate between the fins while the top and the other sidewalls of the fins are exposed to the ion beams.

25. (original) In a method of fabricating fin-type field effect transistors on a

semiconductor substrate, wherein rectangular fins are formed on said substrate, gate electrodes are deposited on at least two sides of said fins, and said gate electrodes are implanted with ions at an angle θ to a line perpendicular to said substrate, the improvement comprising placing said rectangular fins on said substrate in a rectangular pattern of rows and columns such that $D \approx H \tan \theta$, where D is the distance between fins in adjacent rows and H is the height of said fins.

26. (currently amended) A method of fabricating field effect transistors on a semiconductor substrate in comprising

(A) forming rows of fins of semiconductor material on said substrate in a rectangular pattern of rows and columns, where each fin has a length sufficient for the fabrication of at least 2 transistors thereon, each fin has a top and four sidewalls, a width, a length, and a height H, where the distance between fins in adjacent rows is D; and

(B) irradiating the sidewalls of fins in one row using radiation with ions at an angle θ to the surface of said sidewall, where $D = H \tan \theta$.